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ABSTRACT:  
Semiconducting two-dimensional transition metal chalcogenide crystals have been regarded as the 
promising candidate for the future generation of transistor in modern electronics. However, how to 
fabricate those crystals into practical devices with acceptable performance still remains as a challenge. 
Employing tungsten disulfide multilayer thin crystals, we demonstrate that using gold as the only contact 
metal and choosing appropriate thickness of the crystal, high performance transistor with on/off ratio of 
10
8
 and mobility up to 234 𝑐𝑚2𝑉−1𝑠−1 at room temperature can be realized in a simple device structure. 
Further low temperature study revealed that the high performance of our device is caused by the 
minimized Schottky barrier at the contact and the existence of a shallow impurity level around 80meV 
right below the conduction band edge. From the analysis on temperature dependence of field-effect 
mobility, we conclude that strongly suppressed phonon scattering and relatively low charge impurity 
density are the key factors leading to the high mobility of our tungsten disulfide devices. 
KEYWORDS: transition metal chalcogenide • two-dimensional • field-effect transistor • tungsten 
disulfide • WS2   
 
Semiconducting transition-metal dichalcogenide (TMD) MX2 with the thickness of atomic level, where M 
represents transition metal (Mo, W) and X represents chalcogen (Se, S), has attracted a lot of attention 
recently due to the new emerging electrical and optical properties and its great potential in practical 
applications. Its atomically thin structure can be easily obtained via techniques such as the 
micromechanical cleavage
1, 2
 and liquid-phase exfoliation,
3-5
 because of the weak van der Waals bonding 
between neighboring chalcogen/metal/chalcogen layers. Not only bulk semiconducting TMD has the ideal 
size of band gap (1.1-2eV) for the making of transistor,
6
 but also the band gap transforms from indirect to 
direct when the thickness of crystal approaches single atomic layer.
7-11
 Consequently, significant 
enhancement of photoluminescence
8, 9
 has been observed in monolayer MoS2.
7
 Ultrasensitive 
photodetectors
12
 based on MoS2 has also been demonstrated. Moreover, the intrinsically broken valley 
degeneracy in monolayers makes TMD the perfect model system for studying “valleytronics”.13-15 
Besides the exciting optical properties, the semiconducting TMDs show excellent electrical switching 
properties and, therefore, is expected to hold promise in modern nano-electronics applications. The 
electron mobility based on single atomic layer MoS2
 
field-effect transistors (FET) ranges from ~1cm2V-
1
s
-1
 
2
 to ~200cm2V-1s-1.16 MoS2 FET with 10
8
 on/off ratio has been achieved by using high-𝜅  oxide 
materials
16, 17
 as the top gate dielectric grown by using atomic layer deposition (ALD). However, the 
challenges of obtaining monolayer, complicated device fabrication process and chemically modified 
interface make it difficult to study the intrinsic properties. Besides MoS2, researchers are also interested in 
other members of this semiconducting TMD group such as WSe2
18-20
 and MoSe2,
21, 22
 which exhibit good 
switching behavior as well. Compared with MoS2, WSe2 and MoSe2, tungsten disulfide (WS2) has a 
larger band gap in both bulk crystal (~1.3eV) and monolayer (~2.1eV). Although WS2 is expected to 
have the best transistor performance (the highest on-state current density and mobility) among all 
semiconducting TMDs according to earlier theoretical calculation,
23
 only a few FET studies
24, 25
 on WS2 
atomic crystal have been reported with the reached on/off ratio of 10
5 
and electron mobility of 20cm
2
V
-1
s
-1
, 
and yet, a device with performance comparable to that of MoS2 has not been realized. In this paper, we 
report our studies on multilayer WS2 field-effect transistor with simple back-gate device structure. Our 
devices exhibit exceptionally high on/off ratio reaching 10
8
 and mobility up to 234cm
2
V
-1
s
-1
. We have 
further performed low temperature measurements and revealed that minimized Schottky barrier at the 
contacts and appropriate impurity level plays critical roles in our WS2 device. 
RESULTS AND DISCUSSIONS 
The example of as fabricated device is shows in Figure 1a and b. In this report, devices with various WS2 
crystal thicknesses ranging from 3nm to 100nm were studied. To characterize the electrical properties of 
the device, we use conventional three-terminal configuration setup with heavily doped silicon as the back-
gate electrode, as illustrated by the schematic drawing in Figure 1c. Based on our test on more than one 
hundred devices, we find that WS2 crystals with thickness around 6-10nm exhibit the best switching 
behavior (see supporting information for more details). Similar thickness dependence in MoS2 has also 
been reported by Li et.al.
26
 A typical measurement of source-drain current Ids vs. back gate voltage Vbg at 
room temperature is shown in Figure 2a. The device appears to be n-type FET with the neutrality point of 
-45V. As shown in the log scale plot of Ids-Vbg, the device can be tuned into an off-state with the minimum 
current Ids less than 10
-14 
A when Vbg is set in the range of -30V to -50V. Also, the device have a weak 
ambipolar FET behavior with the sign of p-type carriers appearing at negative gate voltage (Vbg<-50V). 
The current Ids at on-state can reach 20μA at Vbg ~ 60V with source-drain bias Vds=1V. The on/off ratio at 
room temperature for this device reaches 10
8
, which is extremely  high compared with the earlier results
17, 
19, 24, 25
 from other semiconducting members of the MX2.
16,18,24,25
 This is a surprising result given that we 
only use the device structure of back gating with 300nm SiO2 as the dielectric layer. According to the gate 
sweep, we can extract the gate voltage induced carrier density 𝑛2𝐷  using the parallel-plate capacitor 
model 𝑛2𝐷 = 𝐶𝑜𝑥(𝑉𝑏𝑔 − 𝑉𝑏𝑔,𝑡ℎ)/𝑒, where 𝐶𝑜𝑥 is the dielectric capacitance per unit area and 𝑉𝑏𝑔,𝑡ℎ is the 
threshold voltage and e is the unit charge. 𝐶𝑜𝑥 can be further calculated from 𝐶𝑜𝑥 = ɛ0ɛ𝑟/𝑑𝑜𝑥, where ɛ0 is 
the dielectric constant of vacuum, and ɛ𝑟 represents the relative dielectric constant of 3.9 for SiO2. The 
carrier density is estimated to be 2.6 × 1012 𝑐𝑚−2 when Vbg=60V and Vds=1V. Figure 2b shows the trace 
and retrace sweeps of Ids-Vbg with Vds fixed at 0.1V. The maximum voltage difference between trace and 
retrace sweeps is less than 1V indicating a small hysteresis in our device. This observation is in contrast 
to the relatively large hysteresis reported in other multilayer transition metal chalcogenides devices. 
Multiple factors, such as water or oxygen molecules absorpted on the surface
27-29
 or charge injection at 
the oxide dielectric interface
30
, should be considered as the possible causes. Figure 2c shows the Ids-Vds 
characteristics at room temperature for different Vbg. At low source-drain bias from -0.1V to 0.1V, the Ids-
Vds presents near-linear and symmetric behavior indicating good contacts formed between gold contact 
metal and WS2 crystal. However, when source-drain bias is swept up to 5V, as shown in Figure 2d, the Ids 
starts to display an upturn at Vds=1V, and no signs of current saturation appears even when Vds is 
increased to 5V. To extract the room temperature field-effect mobility μ of our device, we utilize the 
field-effect transistor model μ = [
𝑑𝐼𝑑𝑠
𝑑𝑉𝑏𝑔
] × [𝐿/(𝑊𝐶𝑜𝑥𝑉𝑑𝑠)], where L and W are the channel length and 
width respectively. At room temperature, the extracted mobility of this particular devices corresponding 
to Figure 2 reaches 234𝑐𝑚2𝑉−1𝑠−1  at Vbg–Vth =25V (here Vth is the threshold voltage), which is 
significantly higher than the mobility (typical value of 10 to 180cm
2
V
-1
s
-1
) of MoS2 devices with SiO2 as 
the gate dielectrics.
2, 16, 17, 26, 31
  
In order to reveal the origin of the high performance of our device, we have conducted low temperature 
transport measurement and studied the detailed transport mechanism on multiple devices. A device with 
channel dimensions of 8nm in thickness, 6µm in length and 3µm in width is selected for the following 
discussion. As shown in Figure 3a, the Ids-Vds sweeps are recorded with back gate voltage fixed at 
Vbg=60V at different temperatures. It is apparent that the nonlinearity of Ids-Vds is enhanced when the 
device has been cooled from 300K to 5K. In particular, unlike the relatively linear behavior of Ids-Vds 
sweep at room temperature, the low temperature Ids-Vds sweeps (T=200K to 5K) exhibit a distinct new 
feature: the device shows a relatively insulating state in the low source-drain bias regime (-0.6V<Vds 
<0.6V) and a conducting state at large bias regime (Vds>0.6V or Vds <-0.6V). The crossover source-drain 
voltage between the two regimes is around 0.6V. Above the crossover, Ids increases rapidly with Vds as 
can be seen more clearly in the insert of Figure 3a. We conjecture that the different temperature 
dependence behavior at small and large source-drain bias regimes may be caused by the existence of 
Schottky barrier, a typical situation for contacts between metal and semiconducting TMDs,
32
 yet rarely 
explored in WS2 device. Therefore, to highlight the possible Schottky barrier effect, we focus on the 
temperature dependence of source drain current at large Vbg (60V to 35V) with small Vds (0.02V), as 
shown in Figure 3b. With large Vbg, the WS2 crystal is tuned into the conducting on-state as illustrated by 
the band diagram of Figure 4a. Thus, the total conductance of the device will be limited only by the 
Schottky contacts. In Figure 3b, the Ids shows a near-exponential temperature dependence from room 
temperature to 90K, indicating a thermally activated charge transport mechanism. To accurately extract 
the Schottky barrier height of our device, we used the two dimensional (2D) thermionic emission 
transport equation 𝐼𝑑𝑠 = 𝐴
∗𝑤𝑇
3
2 exp (
−𝑞𝜙𝐵
𝑘𝐵𝑇
) {exp (
𝑞𝑉𝑑𝑠
𝑘𝐵𝑇
) − 1}  to fit our data, where A* is the 2D 
Richardson constant, w is the physical width of FET, q is the unit charge, 𝜙B is the effective Schottky 
barrier height and 𝑘𝐵 is the Boltzmann constant.
33
 By using the flat band voltage condition of Vbg=VFB,
32, 
34
 the actual Schottky barrier height 𝜙𝑆𝑏 can be extracted to be 27.2meV for this particular device as 
shown in the insert in Figure 3b (see more extraction examples in Supporting Information). This barrier 
height is comparable to the thermal energy (kBT~26meV) at room temperature. Therefore, the electrons at 
the Fermi level can be easily excited thermally to overcome Schottky barrier formed in our WS2 device, 
which explains the near-linear Ids-Vds curve at room temperature.  
Intrinsic WS2 crystal has an indirect band gap of 1.35eV
11, 35
, which in general leads to a poor gatability 
using thick dielectric layer of 300nm SiO2. However, the high on-off ratio in our multilayer WS2 crystal 
indicates the opposite. This unusual behavior may suggest that our multilayer WS2 crystal is 
fundamentally different to intrinsic WS2. For conventional semiconductor, doping is the most common 
method to enhance the gatability of device
36, 37
 by modulating the Fermi level within the band gap. Hence, 
we suspect our multilayer WS2 crystal may also contains impurity. In order to set this impurity effect 
apart from the Schottky barrier effect, we measured the temperature dependence of conductance at a large 
source drain bias Vds=2V with back gate voltage varied from -15V to 0V as shown in Figure 3c. The 
purpose of applying large source drain voltage up to 2V is to supply enough forward bias to lower the 
height of Schottky barrier at the drain side (illustrated by the band diagram in Figure 4b). Consequently, 
this favors the electron’s transport toward drain electrode and minimizes the contact resistance caused by 
Schottky barrier. However, it is noteworthy that, because the WS2 crystal is also tuned into the off-state 
by setting gate in the range of -15V to 0V, the charge carriers, i.e. electrons in this case, are mostly 
created through thermal excitations and we assume this is the major effective mechanism led to the 
conductance of our device in this configuration. Of course, if both gate voltage and source drain voltage 
are set to the configuration that WS2 crystal is in on-state and Schottky barriers are minimized at the 
contacts, the device will be turned into a highly conductive state. This situation can be easily seen in the 
band diagram of Figure 4c. Now, we focus on the configuration that enables us to study the thermal 
activation behavior, i.e. large source drain bias and Vg=-15V to 0V. Figure 3c shows the temperature 
dependence of conductance, which indeed changes exponentially from 300K to 100K. We can fit the 
conductance data 𝐺  with the thermal activation equation of 𝐺 = 𝐺𝑜𝑒
−𝐸𝑎/𝑘𝐵𝑇  that describes the 
temperature dependence of conductance for thermally activated charge carriers. Here 𝐺𝑜  is the 
conductance limit at high temperature and 𝐸𝑎 is the thermal activation energy. As shown in the insert of 
Figure 3c, the extracted thermal activation energy 𝐸𝑎 ranges from 80meV to 35meV, which is consistent 
with the value also been reported in MoS2.
16
 The obtained activation energy implies that the energy level 
generated by impurities is near the bottom of conduction band for our multilayer WS2 crystal. Yet, the 
origin of impurity level is still under investigation and is one of the focuses in future work.  
To further understand how the transport of charge carriers affected by the impurities or other possible 
scattering sources, we studied the temperature dependence of field effect mobility . Figure 5a shows the 
on-state mobility at Vg-Vth=25V plotted as a function of temperature at different source-drain bias 
(Vds=0.1V  ̶2V). At small source-drain bias below 0.6V, mobility is underestimated due to the apparent 
Schottky barrier. At large source-drain bias (Vds →2V), contact resistance becomes negligible, which 
leads to more accurate extraction of mobility. On cooling from room temperature, the mobility follows a 
power law (~T-), and then remains at a saturated value below 100 K. The extracted power law constant 
converges towards  at Vds =2V as shown in the insert of Figure 5a. 
Now we focus on the detailed charge scattering mechanism of our device, which plays critical role in the 
FET performance of our devices. Similar to other TMD systems like MoS2,
38
 it is reasonable to consider 
that charge carriers in multilayer WS2 crystal are usually scattered by acoustic phonon, optical phonon 
and charged impurities. For optical phonon scattering,
16, 39
 the temperature dependence can be described 
with the equation 𝜇𝑜𝑝 =
4𝜋𝜀0𝜀𝑝ℏ
2
𝑒𝜔𝑚∗2𝑍0
[𝑒
ℏ𝜔
𝑘𝐵𝑇 − 1], where 
1
𝜀𝑝
=
1
𝜀
∞
−
1
𝜀𝑠
 with 𝜀∞ and 𝜀𝑠 are the high frequency 
and static dielectric constant respectively. 𝑚∗ is the effective mass of electron, ℏ𝜔 is the optical phonon 
energy and 𝑍0 is the crystal thickness. For acoustic phonon scattering, under the deformation potential 
approximation, the mobility limited by acoustic phonons can be described by 𝜇𝑎𝑐 =
𝑒ℏ3𝜌𝜈
(𝑚∗)2Ξ𝜆
2𝑘𝐵𝑇
, where 𝜌 
is the crystal density, Ξ𝜆 is the deformation potential and 𝜈 is the acoustic phonon velocity.
38, 40
 We shall 
include the background charge impurity scattering, which contributes to the mobility in the form
41
 
𝜇𝑖𝑚𝑝 =
8𝜋ℏ3𝜀2𝑘𝐹
2 ∫
𝑠𝑖𝑛2𝜃
(𝑠𝑖𝑛𝜃+𝛽)2
𝜋
0
𝑑𝜃
𝑒3𝑚∗2𝑁𝑖𝑚𝑝
. Here 𝛽 =
𝑆0
2𝑘𝐹
  and 𝑘𝐹 is the wavevector on the Fermi surface, 𝑁𝑖𝑚𝑝 is the 
impurity density and 𝑆0 is the screening constant which takes the form of 𝑆0 =
𝑒2𝑚∗
2𝜋𝜀ℏ2
.
42
 Then the total 
mobility of a device was calculated using Mathiessen’s rule 𝜇−1 = 𝜇𝑜𝑝
−1 + 𝜇𝑎𝑐
−1 + 𝜇𝑖𝑚𝑝
−1  by combine 
contributions from all three scattering sources. Using this model, we can fit the measured mobility (circles 
in Figure 5b) by changing variables of optical phonon energy ℏ𝜔, deformation potential Ξ𝜆 and charge 
impurity density 𝑁𝑖𝑚𝑝 (other parameters were directly adopted from literatures of bulk WS2
43, 44
).  Figure 
5b shows the fitted result (black curve), which agrees well with the data from our measurement. We 
extracted the optical phonon energy about 𝜔~240𝑐𝑚−1, which is close to the theoretical value43 of 300 
cm
-1
. The extracted deformation potential Ξ𝜆 is around 2.0eV which is also close to the value of MoS2.
38
 
The extracted charged impurity density of our WS2 crystal is around 2 × 109 cm
-2
, which is relatively 
small compared with other 2D crystals (MoS2 with 1.8 × 1010𝑐𝑚−2 and grapheme with ~1011𝑐𝑚−2 ).
38, 
45
 From the fitted plot we conclude: 1. Charge impurity dominates the mobility at low temperature below 
100K. 2. The acoustic phonon contribution to the mobility (blue curve) is marginal at all temperatures. 3. 
Optical phonon limits the mobility at temperatures above 100K. In particular, from 300K to 100K a 
power law temperature dependence of 𝜇~𝑇−𝛾  can be fitted with 𝛾  approaching 1.15 at Vds=2V as 
mentioned earlier. Comparing to the results from previously reported MoS2 devices,
16
 where 𝛾=1.4 for 
back-gated device and 0.55 for dual-gated (both top-gate and back-gate are used) device, 𝛾=1.15 from our 
WS2 device indicates that optical phonon mode quenching may occur. It has been shown by earlier 
studies that top gate using high-k dielectrics
2, 17, 46-48
 is the reason to cause the suppression of optical 
phonons and screening of charged impurities and to improve the device mobility on MoS2. However, in 
our WS2 device the mobility is surprisingly high (up to 234 cm
2
V
–1
s
–1
) without such top gate/-k dielectric 
structure. This may imply that simple structure like a few layer WS2 crystals on SiO2 surface can also 
have optical phonon suppressed by other reasons. The overall charge scattering behavior of our WS2 
device appears similarly to that of two dimensional electron gas (2DEG) system containing low density 
and high mobility of electrons, such as AlGaN/GaN field-effect transistor.
49
  
CONCLUSIONS 
In conclusion, we have successfully fabricated back gated field-effect transistors based on multilayer WS2 
crystals with thermal SiO2 as the dielectric layer and pure gold as the contact metal. These devices exhibit 
on/off ratios up to 10
8
 and mobilities reaching 234cm
2
V
-1
s
-1
 at room temperature. We found that the 
device performance strongly depends on the thickness of WS2 channel crystal and the best performance 
appears in the thickness between 6 to 10nm. By studying low temperature transport behavior, we have 
identified that the high performance of our device is a combined result of low contact Schottky barrier 
and shallow impurity level inside WS2 crystal. We also revealed that the scattering of charge carriers is 
mainly caused by optical phonons and charge impurities. Our work demonstrates that, comparing to other 
semiconducting TMDs,  multilayer WS2 crystal is indeed an excellent channel material for the making of 
high performance FET required for both energy saving and high power electronics applications.  
METHODS 
The high quality WS2 bulk single crystals were synthesized using chemical vapor transport
50
 with iodine 
acting as transport agent. The standard micromechanical exfoliation technique
2
 was adopted to obtain 
WS2 thin flakes on the substrate of silicon with 300nm thermal oxide. The flakes with desired thicknesses 
were screened by using an optical microscope via color contrast. Then 35nm gold metal contacts 
connecting the WS2 flakes were patterned and deposited by using standard electron beam lithography and 
thermal evaporation. Then, the devices were annealed in forming gas at 200
o
C for 2 hours in order to 
remove organic residues introduced during the fabrication process. The accurate thickness of WS2 flakes 
were further determined by using Atomic Force Microscope (AFM).  
Acknowledgment. We acknowledge Cleanroom Facility and Coordinated Instrumentation Facility at 
Tulane University for technical support of scanning electron microscopy and micro/nanofabrication. 
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Figure 1. Device fabrication of WS2 FET. (a) Optical image of a multilayer WS2 device with gold as the 
contact metal and Si/SiO2 as the substrate. (b) Atomic force microscope image of the device shown in (a). 
The insert shows the line trace of 7.5 nm thick WS2 crystal obtained at the location of white line. (c) 
Schematic drawing of the measurement setup for electrical transport characterization. 
 
 
 
 
 
 
 
 
  
 
 
  
Figure 2. Electrical property characterization of WS2 device (shown in Figure 1) at room temperature. 
The lateral dimension is 4.8um in length and 1.8um in width. (a) Ids-Vbg sweeps under different source 
drain voltages Vds=0.04V, 0.1V, 0.4V, 1V plotted in log scale (left vertical axis) and linear scale (right 
vertical axis). Note: for this particular device, the maximum Ids on/off ratio reaches 108 at Vds=1V and the 
mobility extracted reaches 234𝑐𝑚2𝑉−1𝑠−1 at room temperature. (b) Trace and retrace Ids-Vbg sweep at 
Vds=0.1V showing small hysteresis at room temperature. (c) Ids-Vds sweeps in samll source-drain bias 
regime (-0.1 to 0.1V)  at room temperature, showing near-linear behavior. (d) Ids-Vds sweeps in large 
source-drain bias regime (0 to 5V), exhibiting clear nonlinearity. 
 
 
  
 
 
 
 
 
 
 
 
 
 Figure 3. Low temperature characterization. (a) Ids-Vds sweeps in the range of 𝑉𝑑𝑠 = ±1𝑉 at on-state 
(Vbg=60V) under different temperatures from 300K to 5K. Insert: zoomed out Ids-Vds sweeps in the range 
of 𝑉𝑑𝑠 = ±6𝑉. (b) Source drain current Ids (in log scale) vs. temperature T (in reciprocal scale) for the 
same device in (a) with Vds=0.02V and Vbg=45V~60V. Insert: the extracted effective Schottky barrier 
height 𝜙𝐵 and the arrow indicates the actual Schottky barrier height 𝜙𝑠𝑏. (c) Conductance G (in log scale) 
vs. temperature T (in reciprocal scale) for the same device in (a) with Vds=2V and Vbg=-15~5V. Insert: the 
extracted thermal activation energy Ea. 
 
 
 
 
 
 
  
 
 
 
 
 
  
Figure 4. (a) Band diagram of a WS2 device operating at low temperature and low source-drain bias, 
when the WS2 crystal is set to on-state with appropriate gate voltage. This diagram illustrates that at low 
temperature, Schottky barrier becomes the major factor to limit the source-drain current. (b) Band 
diagram of a WS2 device operating at low temperature and large source-drain bias, when the WS2 crystal 
is set to off-state with appropriate gate voltage. This diagram illustrates that at low temperature thermal 
excitation between impurity band and conduction band are the main mechanism generating charge 
carriers. (c) Band diagram of a WS2 device operating at room temperature with large source-drain bias, 
while the WS2 is set to on-state with appropriate gate voltage. (Note: all the band diagrams are only for 
the purpose of illustrations and not drawn to scale.) 
 
 
 
 
 
 
 
 
  
 
 
 
 
 
   
Figure5. (a) Temperature dependence of field-effect mobility for a WS2 device at different source-drain 
bias ( 0.1V to 2V) with fixed effective gate voltage(Vbg-Vth=25V). Insert: the power law constant 𝛾 vs. 
source-drain bias (extracted from (a)). Dimension of the device: thickness 7.5nm, channel length 6µm and 
channel width 3µm. (b) Temperature dependence of measured electron mobility (hollow circular dots) at 
Vds=2V and the fitted electron mobility (black line). The fitted data includes the scattering contribution 
from acoustic phonons (blue line), optical phonons (red line) and charge impurities (magenta line). 
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